Aziz SM, Ahmed I. Easily Testable Array Multiplier Design Using VHDL. MJCS [Internet]. 1998 Dec. 1 [cited 2025 Apr. 19];11(2):1-7. Available from: https://vmis.um.edu.my/index.php/MJCS/article/view/5722